# 250V Low Charge Injection 8-Channel High Voltage Analog Switch 

## Features

- HVCMOS ${ }^{\circledR}$ technology for high performance
- Very low quiescent power dissipation -10رA
- Low parasitic capacitances
- DC to 10 MHz analog signal frequency
- -60dB typical output off isolation at 5 MHz
- -60 dB typical off-isolation at 5 MHz
- CMOS logic circuitry for low power
- Excellent noise immunity
- On-chip shift register, latch and clear logic circuitry
- Flexible high voltage supplies
- Surface mount packages


## Applications

- Medical ultrasound imaging
- Non-destructive evaluation
- Inkjet printer heads
- Optical MEMS modules


## General Description

The Supertex HV214 is a low charge injection 8-channel high voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as medical ultrasound imaging, piezoelectric transducer drivers, inkjet printer heads and optical MEMS modules.

Input data is shifted into an 8-bit shift register that can then be retained in an 8 -bit latch. To reduce any possible clock feedthrough noise, the latch enable bar should be left high until all bits are clocked in. Data are clocked in during the rising edge of the clock. Using HVCMOS® technology, this device combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

The device is suitable for various combinations of high voltage supplies, e.g., $\mathrm{V}_{\mathrm{PP}} / \mathrm{V}_{\mathrm{NN}}:+40 \mathrm{~V} /-210 \mathrm{~V},+125 \mathrm{~V} /-125 \mathrm{~V},+210 \mathrm{~V} /-40 \mathrm{~V}$.

## Block Diagram



Ordering Information

| Package Options |  |  |
| :---: | :---: | :---: |
| Device | 28-Lead PLCC | 48-Lead LQFP/ <br> TQFP(1.4mm) |
|  | HV214PJ | HV214FG |
|  | HV214PJ-G | HV214FG-G |

-G indicates the part is RoHS compliant (Green)


## Absolute Maximum Ratings

| Parameter | Value |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{DD}}$ logic power supply voltage | -0.5 V to +15 V |
| $\mathrm{~V}_{\mathrm{PP}}-\mathrm{V}_{\mathrm{NN}}$ supply voltage | 260 V |
| $\mathrm{~V}_{\mathrm{PP}}$ positive high voltage supply | -0.5 V to $\mathrm{V}_{\mathrm{NN}}+250 \mathrm{~V}$ |
| $\mathrm{~V}_{\text {NN }}$ negative high voltage supply | +0.5 V to -260 V |
| Logic input voltages | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Analog signal range | $\mathrm{V}_{\mathrm{NN}}$ to $\mathrm{V}_{\mathrm{PP}}$ |
| Peak analog signal current/channel | 2.5 A |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power dissipation: |  |
| 28 -Lead PLCC | 1.2 W |
| 48-Lead LQFP/ TQFP $(1.4 \mathrm{~mm})$ | 1.0 W |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Operating Conditions

| Symbol | Parameter | Value |
| :---: | :--- | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic power supply <br> voltage | 4.5 V to 13.2 V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Positive high voltage <br> supply | 40 V to $\mathrm{V}_{\mathrm{NN}}+250 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{NN}}$ | Negative high voltage <br> supply | -40 V to -210 V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High level input logic <br> voltage | $\mathrm{V}_{\mathrm{DD}}-1.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input logic <br> voltage | 0 V to 1.5 V |
| $\mathrm{~V}_{\mathrm{SIG}}$ | Analog signal voltage <br> peak-to-peak | $\mathrm{V}_{\mathrm{NN}}+10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}$ |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free air <br> temperature | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

## Pin Configurations



28-Lead (J) PLCC (PJ)
(top view)


## Product Marking



28-Lead PLCC (PJ)


48-Lead LQFP (FG)

DC Electrical Characteristics ( $T_{A}=25^{\circ} \mathrm{C}$, over recommended operating conditions unless otherwise noted)

| Sym | Parameter | Min | Typ | Max | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {ons }}$ | Small signal switch on-resistance | - | - | 55 | $\Omega$ | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & V_{P P}=+40 \mathrm{~V} \\ & V_{N N}=-160 \mathrm{~V} \end{aligned}$ |
|  |  | - | - | 49 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
|  |  | - | - | 42 |  | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & V_{P P}=+125 \mathrm{~V} \\ & V_{N N}=-100 \mathrm{~V} \end{aligned}$ |
|  |  | - | - | 36 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
|  |  | - | - | 38 |  | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+210 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V} \end{aligned}$ |
|  |  | - | - | 32 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
| $\Delta R_{\text {ONS }}$ | Small signal switch On-resistance matching | - | - | 20 | \% | $\mathrm{I}_{\mathrm{SIG}}=5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PP}}=+125 \mathrm{~V}, \mathrm{~V}_{\text {NN }}=-125 \mathrm{~V}$ |  |
| $\mathrm{R}_{\text {ONL }}$ | Large signal switch On-resistance | - | 23 | - | $\Omega$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\text {PP }}-10 \mathrm{~V}, \mathrm{I}_{\text {SIG }}=1 \mathrm{~A}$ |  |
| $\mathrm{I}_{\text {sol }}$ | Switch off leakage per switch | - | - | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\text {PP }}-10 \mathrm{~V} \& \mathrm{~V}_{\text {NN }}+10 \mathrm{~V}$ |  |
|  | DC offset switch off | - | - | 300 | mV | $\mathrm{R}_{\text {LOAD }}=100 \mathrm{~K} \Omega$ |  |
|  | DC offset switch on | - | - | 500 | mV | $\mathrm{R}_{\text {LOAD }}=100 \mathrm{~K} \Omega$ |  |
| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\text {PP }}$ supply current | - | - | 50 | $\mu \mathrm{A}$ | All switches off |  |
| $\mathrm{I}_{\text {NNQ }}$ | Quiescent $\mathrm{V}_{\text {NN }}$ supply current | - | - | -50 | $\mu \mathrm{A}$ | All switches off |  |
| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\text {PP }}$ supply current | - | - | 50 | $\mu \mathrm{A}$ | All switches on, $\mathrm{I}_{\mathrm{sw}}=5.0 \mathrm{~mA}$ |  |
| $\mathrm{I}_{\text {NNQ }}$ | Quiescent $\mathrm{V}_{\text {NN }}$ supply current | - | - | -50 | $\mu \mathrm{A}$ | All switches on, $\mathrm{I}_{\text {sw }}=5.0 \mathrm{~mA}$ |  |
|  | Switch output peak current | - | - | 2.0 | A | $\mathrm{V}_{\text {SIG }}$ duty cycle $0.1 \%$ |  |
| $\mathrm{f}_{\text {sw }}$ | Output switch frequency | - | - | 50 | kHz | Duty cycle $=50 \%$ |  |
| $I_{\text {PP }}$ | Average $\mathrm{V}_{\text {PP }}$ supply current | - | - | 7.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V} \end{aligned}$ | All output switches are turning ON and OFF at 50 kHz with no load |
|  |  | - | - | 5.0 |  | $\begin{aligned} & V_{P P}=+100 \mathrm{~V} \\ & V_{\mathrm{NN}}=-100 \mathrm{~V} \end{aligned}$ |  |
|  |  | - | - | 5.0 |  | $\begin{aligned} & V_{\mathrm{PP}}=+160 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V} \end{aligned}$ |  |
| $I_{\text {NN }}$ | Average $\mathrm{V}_{\text {NN }}$ supply current | - | - | -7.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V} \end{aligned}$ |  |
|  |  | - | - | -5.0 |  | $\begin{aligned} & V_{P P}=+100 \mathrm{~V} \\ & V_{\mathrm{NN}}=-100 \mathrm{~V} \end{aligned}$ |  |
|  |  | - | - | -5.0 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{I}_{\mathrm{DD}}$ | Average $\mathrm{V}_{\mathrm{DD}}$ supply current | - | - | 10 | mA | $\mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {DDQ }}$ | Quiescent $\mathrm{V}_{\mathrm{DD}}$ supply current | - | - | 4.0 | $\mu \mathrm{A}$ | --- |  |
| $\mathrm{I}_{\text {SOR }}$ | Data out source current | 45 | - | - | mA | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DD }}-0.7 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {SINK }}$ | Data out sink current | 45 | - | - | mA | $\mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Large input capacitance | - | - | 10 | pF | --- |  |
| $\mathrm{T}_{\text {A }}$ | Ambient temperature range | 0 | - | 70 | ${ }^{\circ} \mathrm{C}$ | --- |  |

Supertex inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: (408) 222-8888 • FAX: (408) 222-4895 • www.supertex.com

AC Electrical Characteristics $\left(V_{D D}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}\right.$, over recommended operating conditions unless otherwise noted)

| Sym | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SD }}$ | Set-up time before $\overline{\mathrm{LE}}$ rises | 150 | - | - | ns | --- |
| $\mathrm{t}_{\text {wLe }}$ | Time width of $\overline{\mathrm{LE}}$ | 150 | - | - | ns | --- |
| $\mathrm{t}_{\mathrm{D}}$ | Clock delay time to data out | - | - | 150 | ns | --- |
| $\mathrm{t}_{\text {wCL }}$ | Time width of CL | 150 | - | - | ns | --- |
| $\mathrm{t}_{\text {su }}$ | Set-up time data to clock | 15 | 8.0 | - | ns | --- |
| $\mathrm{t}_{\mathrm{H}}$ | Hold time data from clock | 35 | - | - | ns | --- |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency | - | - | 5.0 | MHz | $50 \%$ duty cycle, $\mathrm{f}_{\text {DATA }}=\mathrm{f}_{\text {CLK }} / 2$ |
| $t_{\text {R }}, t_{\text {F }}$ | Clock rise and fall times | - | - | 50 | ns | --- |
| $\mathrm{T}_{\text {ON }}$ | Turn-on time | - | - | 5.0 | $\mu \mathrm{s}$ | $\mathrm{V}_{\mathrm{SIG}}=\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=10 \mathrm{~K} \Omega$ |
| $\mathrm{T}_{\text {OfF }}$ | Turn-off time | - | - | 5.0 | $\mu \mathrm{s}$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=10 \mathrm{~K} \Omega$ |
| dv/dt | Maximum $\mathrm{V}_{\text {SIG }}$ slew rate | - | - | 20 | V/ns | $V_{P P}=+40 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V}$ |
|  |  | - | - | 20 |  | $\mathrm{V}_{\mathrm{PP}}=+125 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}$ |
|  |  | - | - | 20 |  | $\mathrm{V}_{\mathrm{PP}}=+210 \mathrm{~V}, \mathrm{~V}_{\text {NN }}=-40 \mathrm{~V}$ |
| KO | Off isolation | -30 | - | - | dB | $\begin{aligned} & \mathrm{F}=5 \mathrm{MHz}, \\ & 1 \mathrm{~K} \Omega / / 15 \mathrm{pF} \text { load } \end{aligned}$ |
|  |  | -58 | - | - |  | $\mathrm{F}=5 \mathrm{MHz}, 50 \Omega$ load |
| $\mathrm{K}_{\mathrm{CR}}$ | Switch crosstalk | -60 | - | - | dB | $\mathrm{F}=5 \mathrm{MHz}, 50 \Omega$ load |
| $I_{10}$ | Output switch isolation diode current | - | - | 300 | mA | 300 ns pulse width, $2 \%$ duty cycle |
| $\mathrm{C}_{\text {SG(OFF) }}$ | Off capacitance SW to GND | 5.0 | 12 | 17 | pF | $0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\text {SG(ON) }}$ | On capacitance SW to GND | 25 | 38 | 50 | pF | $0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $+V_{\text {SPK }}$ $-V_{\text {SPK }}$ | Output voltage spike | - | - | 200 | mV | $\mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-210 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=50 \Omega$ |
| $+\mathrm{V}_{\text {SPK }}$ |  | - | - | 200 |  | $V_{P P}=+100 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-125 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=50 \Omega$ |
| $-V_{\text {SPK }}$ |  | - | - | 200 |  |  |
| $+\mathrm{V}_{\text {SPK }}$ |  | - | - | 200 |  | $\mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V}, \mathrm{~V}_{\text {NN }}=-40 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=50 \Omega$ |
| $-V_{\text {SPK }}$ |  | - | - | 200 |  |  |

## Truth Table

| Data in 8-Bit Shift Register |  |  |  |  |  |  |  | $\overline{L E}$ | CL | Output Switch State |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |  |  | SW0 | SW1 | SW2 | SW3 | SW4 | SW5 | SW6 | SW7 |
| L |  |  |  |  |  |  |  | L | L | OFF |  |  |  |  |  |  |  |
| H |  |  |  |  |  |  |  | L | L | ON |  |  |  |  |  |  |  |
|  | L |  |  |  |  |  |  | L | L |  | OFF |  |  |  |  |  |  |
|  | H |  |  |  |  |  |  | L | L |  | ON |  |  |  |  |  |  |
|  |  | L |  |  |  |  |  | L | L |  |  | OFF |  |  |  |  |  |
|  |  | H |  |  |  |  |  | L | L |  |  | ON |  |  |  |  |  |
|  |  |  | L |  |  |  |  | L | L |  |  |  | OFF |  |  |  |  |
|  |  |  | H |  |  |  |  | L | L |  |  |  | ON |  |  |  |  |
|  |  |  |  | L |  |  |  | L | L |  |  |  |  | OFF |  |  |  |
|  |  |  |  | H |  |  |  | L | L |  |  |  |  | ON |  |  |  |
|  |  |  |  |  | L |  |  | L | L |  |  |  |  |  | OFF |  |  |
|  |  |  |  |  | H |  |  | L | L |  |  |  |  |  | ON |  |  |
|  |  |  |  |  |  | L |  | L | L |  |  |  |  |  |  | OFF |  |
|  |  |  |  |  |  | H |  | L | L |  |  |  |  |  |  | ON |  |
|  |  |  |  |  |  |  | L | L | L |  |  |  |  |  |  |  | OFF |
|  |  |  |  |  |  |  | H | L | L |  |  |  |  |  |  |  | ON |
| X | X | X | X | X | X | X | X | H | L |  |  |  | Id Prev | us St |  |  |  |
| X | X | X | X | X | X | X | X | X | H | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF |

## Notes:

1. The eight switches operate independently.
2. Serial data is clocked in on the $\mathrm{L} \rightarrow \mathrm{H}$ transition CLK.
3. The switches go to a state retaining their present condition at the rising edge of $\overline{\mathrm{LE}}$. When $\overline{\mathrm{LE}}$ is low the shift register data flows through the latch.
4. $D_{\text {out }}$ is high when switch 7 is on.
5. Shift register clocking has no effect on the switch states if $\overline{\mathrm{LE}}$ is H .

6 . The clear input overrides all other inputs.

## Logic Timing Waveforms



Supprtex Inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: (408) 222-8888•FAX: (408) 222-4895 • www.supertex.com

## Test Circuits



Switch OFF Leakage


DC Offset ON/OFF

Isolation Diode Current


$\mathrm{T}_{\text {ON }} / T_{\text {OFF }}$ Test Circuit


OFF Isolation


Crosstalk

$Q=1000 \mathrm{pF} \times \mathrm{V}_{\text {OUT }}$
Charge Injection


Output Voltage Spike

## 28-Lead (J-Lead) PLCC (PJ) Pin Description

| Pin | Function |
| :---: | :---: |
| 1 | SW3 |
| 2 | SW3 |
| 3 | SW2 |
| 4 | SW2 |
| 5 | SW1 |
| 6 | SW1 |
| 7 | SW0 |


| Pin | Function |
| :---: | :---: |
| 8 | SWO |
| 9 | NC |
| 10 | $\mathrm{~V}_{\mathrm{PP}}$ |
| 11 | NC |
| 12 | $\mathrm{~V}_{\mathrm{NN}}$ |
| 13 | GND |
| 14 | $\mathrm{~V}_{\mathrm{DD}}$ |


| Pin | Function |
| :---: | :---: |
| 15 | NC |
| 16 | $\mathrm{D}_{\text {IN }}$ |
| 17 | CLK |
| 18 | $\overline{\mathrm{LE}}$ |
| 19 | CL |
| 20 | $\mathrm{D}_{\text {OUT }}$ |
| 21 | SW7 |


| Pin | Function |
| :---: | :---: |
| 22 | SW7 |
| 23 | SW6 |
| 24 | SW6 |
| 25 | SW5 |
| 26 | SW5 |
| 27 | SW4 |
| 28 | SW4 |

## 48-Lead LQFP/TQFP (FG) Pin Description

| Pin | Function |
| :---: | :---: |
| 1 | SW5 |
| 2 | NC |
| 3 | SW4 |
| 4 | NC |
| 5 | SW4 |
| 6 | NC |
| 7 | NC |
| 8 | SW3 |
| 9 | NC |
| 10 | SW3 |
| 11 | NC |
| 12 | SW2 |


| Pin | Function |
| :---: | :---: |
| 13 | NC |
| 14 | SW2 |
| 15 | NC |
| 16 | SW1 |
| 17 | NC |
| 18 | SW1 |
| 19 | NC |
| 20 | SW0 |
| 21 | NC |
| 22 | SW0 |
| 23 | NC |
| 24 | $\mathrm{~V}_{\text {PP }}$ |


| Pin | Function |
| :---: | :---: |
| 25 | $\mathrm{~V}_{\mathrm{NN}}$ |
| 26 | NC |
| 27 | NC |
| 28 | GND |
| 29 | $\mathrm{~V}_{\mathrm{DD}}$ |
| 30 | NC |
| 31 | NC |
| 32 | NC |
| 33 | $\mathrm{D}_{\text {IN }}$ |
| 34 | CLK |
| 35 | $\overline{\mathrm{LE}}$ |
| 36 | CLR |


| Pin | Function |
| :---: | :---: |
| 37 | $\mathrm{D}_{\text {out }}$ |
| 38 | NC |
| 39 | SW7 |
| 40 | NC |
| 41 | SW7 |
| 42 | NC |
| 43 | SW6 |
| 44 | NC |
| 45 | SW6 |
| 46 | NC |
| 47 | SW5 |
| 48 | NC |

## Power Up/Down Sequence:

1. Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
2. $\mathrm{V}_{\text {SIG }}$ must be $\mathrm{V}_{\mathrm{NN}} \leq \mathrm{V}_{\text {SIG }} \leq \mathrm{V}_{\mathrm{PP}}$ or floating during power up/down transistion.
3. Rise and fall times of power supplies $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{PP}}$, and $\mathrm{V}_{\mathrm{NN}}$ should not be less than 1.0 msec .

## 28-Lead PLCC Package Outline (PJ)



## Side View

Note 1:
A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature.

| Symbol |  | A | A1 | A2 | b | D | D1 | E | E1 | e |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (inches) | MIN | . 165 | . 090 | . 062 | . 013 | . 485 | . 450 | . 485 | . 450 | $\begin{aligned} & .050 \\ & \text { BSC } \end{aligned}$ |
|  | NOM | . 172 | . 105 | - | - | . 490 | . 453 | . 490 | . 453 |  |
|  | MAX | . 180 | . 120 | . 083 | . 021 | . 495 | . 456 | . 495 | . 456 |  |

JEDEC Registration MS-018, Variation AB, Issue A, June, 1993.
Drawings not to scale.
Supprtex inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: (408) 222-8888•FAX: (408) 222-4895 • www.supertex.com

## 48-Lead LQFP/TQFP (1.4mm) Package Outline (FG)



Top View


View B


Note 1:
A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature.

| Symbol |  | A | A1 | A2 | b | D | D1 | E | E1 | e | L | L1 | L2 | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (mm) | MIN | 1.40 | 0.05 | 1.35 | 0.17 | $\begin{aligned} & 9.00 \\ & \text { BSC } \end{aligned}$ | $\begin{aligned} & 7.00 \\ & \text { BSC } \end{aligned}$ | $\begin{aligned} & 9.00 \\ & \text { BSC } \end{aligned}$ | $\begin{aligned} & 7.00 \\ & \text { BSC } \end{aligned}$ | $\begin{aligned} & 0.50 \\ & \text { BSC } \end{aligned}$ | 0.45 | $\begin{aligned} & 1.00 \\ & \text { REF } \end{aligned}$ | $\begin{aligned} & 0.25 \\ & \text { BSC } \end{aligned}$ | $0^{\circ}$ |
|  | NOM | - | - | 1.40 | 0.22 |  |  |  |  |  | 0.60 |  |  | $3.5{ }^{\circ}$ |
|  | MAX | 1.60 | 0.15 | 1.45 | 0.27 |  |  |  |  |  | 0.75 |  |  | $7^{\circ}$ |

[^0](The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www. supertex.com/packaging.html.)

[^1]
[^0]:    JEDEC Registration MS-026, Variation BBC, Issue D, Jan. 2001.
    Drawings not to scale.

[^1]:    
    
     product specifications, refer to the Supertex website: http//www.supertex.com.

